SLL's embedded software innovation has been recognised by our customers and partners. Major FPGA, memory, and development board makers now officially partner with SLL. This ensures SLL IP is validated on a wide range of physical devices. SLL customers are located in most geographical regions, and include Fortune Global 500's, government agencies, and SME's from USA and Canada to China.
xSPI Multiple Bus Memory Controller (xSPI-MBMC)
The industry ‘defacto standard’ memory controller for xSPI-like memories
Product page for
for Xccela PSRAM and Xccela NOR Flash devices
SLL is a Member of the Xccela Consortium.
SLL partners and supported Xccela™ Bus memory device vendors
SLL is GigaDevice’s partner
SLL’s IP supports Xilinx FPGA devices
SLL is a Microchip (Microsemi) CompanionCore Partner
SLL is Trenz Electronic’s partner
Micron Technology, Inc
SLL collaborates closely with Micron
xSPI MBMC for Xccela Bus product overview
SLL’s xSPI Multiple Bus Memory Controller (MBMC) IP supports provides full support for:
- Micron® Xccela™ Flash (NOR Flash) – JEDEC xSPI Profile 1.0
- AP Memory® Xccela™ PSRAM and QSPI DDR PSRAM
- Gigadevice® NOR Flash (GD25X, GD25LX) – JEDEC xSPI Profile 1.0
- Integrated Silicon Solution Inc.® (ISSI) x8 Octal RAM and Octal RAM with inbuilt ECC
- ISSI® x8 Octal Flash – JEDEC xSPI Profile 1.0
- ISSI® x8 Octal MCP – Octal Flash + Octal RAM in one package
The low pin count (11 to 12 user I/O pins) memories offer good performance with lower hardware and power costs. Memory device variants offer up to 512 Mbit PSRAM, up to 4 Gigabit NOR Flash, up to 200 MHz DDR clock speeds, with a x8 wide data path, and a wide variety of package options, including {6 mm x 8 mm} and {8 mm x 8 mm} BGA24, 4mm x 4mm BGA49 and WLCSP package options.
SLL is the official partner AP Memory, Gigadevice, and ISSI. SLL is a Micron Xccela Consortium member. SLL works closely with all the above memory vendors to ensure SLL’s memory controllers are physically qualified with their memory device variants, significantly reducing your project’s risks.
SLL’s small MBMC IP v3.2.x enables you to easily evaluate, select and adopt the benefits of the latest Xccela Bus memories in your projects and products.
SLL provides world class pre-sales and post-sales technical support for all the major memory vendors and FPGA vendors, helping you navigate the rapidly evolving market, on the platform of your choice.
Get to market faster, with lower power consumption, lower pin count, lower cost, and far lower project risk by using SLL’s memory controller in your project/s.
xSPI MBMC support for FPGA and ASIC targets
This memory controller IP has been ported to, and physically tested on, a broad range of FPGA device variants, including:
- Most modern Intel FPGA device families, including:
- Intel MAX 10 – Up to 200 MHz DDR
- Cyclone IV
- Cyclone 10 LP – Up to 200 MHz DDR
- Cyclone 10 GX – Up to 250 MHz DDR
- Cyclone V
- Cyclone V SoC
- Arria 10 – Up to 250 MHz DDR
- Arria 10 SoC – Up to 250 MHz DDR
- Stratix 10 – Up to 250 MHz DDR
- Most modern Xilinx FPGA device families, including:
- Artix-7
- Kintex-7
- Virtex-7
- Zynq 7000
- Kintex Ultrascale+
- Zynq Ultrascale+
- Virtex Ultrascale+ (ideal for supporting ASIC design prototyping in FPGA)
- Microchip (Microsemi)
- PolarFire FPGA – Up to 250 MHz DDR
Other FPGA device families may be available on request. Please contact SLL at info@synaptic-labs.com with details about the specific currently unsupported FPGA device family that you would like to use.
This memory controller IP is also currently being ported from FPGA to standard cell ASIC at up to 250 MHz DDR with x4/x8/x16 datapath support.
xSPI MBMC Trials
To request a trial for selected FPGA device families, please visit here.
xSPI MBMC Capabilities
- Includes tight integration with all the major FPGA vendor’s graphical system integration tools (Platform Designer, Vivado, …)
- Features high quality local interconnect, with support for the following interconnect protocols:
- ARM AMBA AXI4 protocol
- ARM AMBA APB3 protocol
- Intel Avalon-MM protocol
- other interconnect protocols available on request…
- Includes internal clock-crossing circuitry between the local bus interconnect and the external memory channel to reduce circuit area and improve the performance of the customer’s design
- Excellent memory access performance for both latency sensitive and bandwidth intensive applications:
- The round trip time for read memory transfer requests through the memory controller has been optimized for latency sensitive applications, such as processor cores.
- The memory controller supports long burst memory transfer requests over the memory channel to sustain high effective memory bandwidth (>90% efficiency of memory channel)
- Note: SLL offers a range of cache technologies to significantly increase the performance of processor cores that do not have internal instruction and/or data caches when accessing external memories.
- Features low circuit area and low SRAM usages, making SLL’s memory controller viable for use in resource constrained designs.
- Includes optional support for automatic configuration of memory devices at power on:
- FPGA customers typically use the automatic configuration option
- This dramatically simplifies integration of SLL’s memory controller in customer designs, enabling all firmware to be executed in place from x8 NOR Flash.
- Include support for manual configuration of the memory controller and any attached memory devices
- ASIC customers typically use the manual configuration option
- ASIC customers can prototype their designs in FPGA with manual configuration option enabled
- Supports x4, x8 and x16 data path width in a single instantiation of SLL’s memory controller IP
- Supports 2 or more instantiations of the memory controller IP in one project
- Preliminary support for splitting AXI4 requests across 2 instances of the memory controller in parallel to double memory bandwidth is now available
xSPI MBMC markets, applications and use cases
Customers include industrial consortia, high profile government scientific organisations, universities, Fortune Global 500’s down to SME’s around the globe, from USA to China. Applications include commercial and industrial projects and products, such as: Sensors, video, industrial automation, medical, transport, photonics, … Use cases include: eXecution in Place (XiP) of software, long burst DMA access, video frame buffering, packet buffering, …
xSPI MBMC Xccela Bus memory devices
xSPI MBMC support for Micron Xccela Flash
Status of Micron Xccela Flash device testing and qualification performed by SLL:
- Micron – Xccela Flash:
- Physically validated:
- MT35XU01GBBA1G12 (1 Gbit, 1.8V)
- Physical validation in process on Trenz board:
- MT35XL256ABA2G12 (256 Mbit, 3V)
- MT35XL512ABA1G12 (512 Mbit, 3V)
- MT35XU01GBBA2G12 (1 Gbit, 1.8V)
- MT35XU02GCBA1G12 (2 Gbit, 1.8V)
- Physically validated:
xSPI MBMC support for AP Memory Xccela PSRAM
Status of AP Memory IoT RAM (Xccela) device testing and qualification performed by SLL:
- AP Memory – IoT RAM (Xccela):
- Physically validated:
- APS1604M-DQRABA (x4, 16 Mbit, 1.8V)
- APS6408L‐OBx (x4, 64 Mbit, 1.8V)
- APS12808L-OBx (x8, 128 Mbit, 1.8V)
- Physically validated on Trenz board:
- APS1604M-DQRABA (x4, 16 Mbit, 1.8V)
- APS12808L-OBM-BA (x8, 128 Mbit, 1.8V)
- APS12808L-3OBM-BA (x8, 128 Mbit, 3V)
- APS25608N-OBM-BD (x8, 256 Mbit, 1.8V)
- APS256XXN-OBR-BG (x8, 256 Mbit, 1.8V)
- APS256XXN-OBR-BG (x16, 256 Mbit, 1.8V)
- APS51208N-OBR-BD (x8, 512 Mbit, 1.8V)
- Validated in simulator:
- APS6408L-3OBx (x8, 64 Mbit, 3V)
- APS12808L-3OB (x8, 128 Mbit, 3V)
- APS25608N-OBRx (x8, 256 Mbit, 1.8V)
- APS51208N-OBRx (x8, 512 Mbit, 1.8V)
- Validation planned:
- APS12804O-DQ-WA (x4, 128 Mbit, 1.8V)
- APS128XXN-OBR-BG (x8, 128 Mbit, 1.8V)
- APS128XXN-OBR-BG (x16, 128 Mbit, 1.8V)
- APS512XXN-OBR-BG (x8, 512 Mbit, 1.8V)
- APS512XXN-OBR-BG (x16, 512 Mbit, 1.8V)
- Physically validated:
xSPI MBMC support for GigaDevice
Status of GigaDevice® NOR Flash (GD25X, GD25LX) device testing and qualification performed by SLL:
- GigaDevice® – NOR Flash (GD25X, GD25LX) :
- Validation in process on Trenz board:
- GD25LX256EBIR (x8, 256 Mbit, 1.8V)
- GD25LX512MEBIRR (x8, 512 Mbit, 1.8V)
- GD55LX01GEBIRY (x8, 1024 Mbit, 1.8V)
- Validation pending in simulator
- GD55LX02GE (x8, 2048 Mbit, 1.8V)
- GD55LX512WE (x8, 512 Mbit, 1.8V)
- Validation in process on Trenz board:
xSPI MBMC support for ISSI Octal Flash
Status of ISSI Octal Flash device testing and qualification performed by SLL:
- Integrated Silicon Solution Inc. (ISSI) – Octal Flash
- Physical validation in process on Trenz board:
- IS25LX256-JHLE (256 Mbit, 3V)
- IS25WX256-JHLE (256 Mbit, 1.8V)
- IS72WVO32M8AWO256-200HLA2 (256 Mbit Octal Flash, 64 Mbit Octal RAM, 1.8V)
- IS72WVO32M8BLO256-133HLA2 (256 Mbit Octal Flash, 64 Mbit Octal RAM, 3V)
- Support planned:
- IS25LX064
- IS25WX064
- IS25LX128
- IS25WX128
- IS25WX256
- IS25LX512M
- IS25WX512M
- Physical validation in process on Trenz board:
xSPI MBMC support for ISSI Octal MCP
Status of ISSI Octal RAM device testing and qualification performed by SLL:
- Integrated Silicon Solution Inc. (ISSI) – Octal MCP:
- Physical validation in process on Trenz board:
- IS72WVO32M8AWO256-200HLA2 (256 Mbit Octal Flash, 256 Mbit Octal RAM, 1.8V)
- IS72WVO32M8BLO256-133HLA2 (256 Mbit Octal Flash, 256 Mbit Octal RAM, 3V)
- Physical validation in process on Trenz board:
xSPI MBMC support for Commercial-off-the-shelf (COTS) boards
SLL has the broadest range of xSPI and xSPI-like board partners in this memory controller market. SLL has also tested our memory controller on the broadest range of COTS and proprietary boards in the market.
SLL leverages our close relationships to deliver known-working reference designs with trial copies of xSPI MBMC (that do not expire) to: (a) reduce your project risk; and (b) get you to market faster. SLL’s board partners include:
- Trenz Electronic GmbH
- Aries Embedded GmbH
- Devboards GmbH
- Intel Corporation (Intel PSG)
- Microsemi Corporation a wholly owned subsidiary of Microchip Technology Inc. (Microsemi)
SLL has also run our memory controller IP on boards from other board vendors such as:
Notice to Hardware Developers using xSPI MBMC
- Please validate your pin-mapping and PCB Layout for you selected memory devices with Synaptic Laboratories at info@synaptic-labs.com before manufacturing your first prototype to reduce risks.
- Please email info@synaptic-labs.com for SLL’s guidance with regard to supporting specific FPGA device families.
Micron Xccela Flash Resources
- Micron Technology, Inc.
- Micron Xccela Flash Part Catalog (2 pages of parts)
- Standards
- Micron Xccela Bus
- JEDEC JESD251 – EXpanded Serial Peripheral Interface (xSPI) for Non Volatile Memory Devices, Version 1.0
- JEDEC JESD216D – Serial Flash Discoverable Parameters (SFDP)
- JEDEC JESD252 – Serial Flash Reset Signaling Protocol
- Application notes and other guidance:
- Micron Xccela Flash Product Flyer
- Xccela Consortium
- Contact Micron for printed circuit board guidance.
- Data sheets / Product pages
- MT35XL
- MT35XL256ABA1G12-0AAT ( 256 Mbit, 3.0V, x1 Boot, Automotive)
- MT35XL256ABA2G12-0AAT ( 256 Mbit, 3.0V, x8 Boot, Automotive)
- MT35XL512ABA1G12-0AAT ( 512 Mbit, 3.0V, x1 Boot, Automotive)
- MT35XL512ABA1G12-0AUT ( 512 Mbit, 3.0V, x1 Boot, Automotive)
- MT35XL512ABA1G12-0SIT ( 512 Mbit, 3.0V, x1 Boot, Embedded)
- MT35XL512ABA2G12-0AAT ( 512 Mbit, 3.0V, x8 Boot, Automotive)
- MT35XL512ABA2G12-0AUT ( 512 Mbit, 3.0V, x8 Boot, Automotive)
- MT35XL512ABA2G12-0SIT ( 512 Mbit, 3.0V, x8 Boot, Embedded)
- MT35XL01GBBA1G12-0AAT (1024 Mbit, 3.0V, x1 Boot, Automotive)
- MT35XL01GBBA1G12-0SIT (1024 Mbit, 3.0V, x1 Boot, Embedded)
- MT35XL01GBBA2G12-0AAT (1024 Mbit, 3.0V, x8 Boot, Automotive)
- MT35XL01GBBA2G12-0SIT (1024 Mbit, 3.0V, x8 Boot, Embedded)
- MT35XL02GCBA1G12-0SIT (2048 Mbit, 3.0V, x1 Boot, Embedded)
- MT35XL02GCBA2G12-0SIT (2048 Mbit, 3.0V, x8 Boot, Embedded)
- MT35XU
- MT35XU256ABA1G12-0AAT ( 256 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU256ABA1G12-0AUT ( 256 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU256ABA2G12-0AAT ( 256 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU256ABA2G12-0AUT ( 256 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU512ABA1G12-0AAT ( 512 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU512ABA1G12-0AUT ( 512 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU512ABA1G12-0SIT ( 512 Mbit, 1.8V, x1 Boot, Embedded)
- MT35XU512ABA2G12-0AAT ( 512 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU512ABA2G12-0AUT ( 512 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU512ABA2G12-0SIT ( 512 Mbit, 1.8V, x8 Boot, Embedded)
- MT35XU01GBBA1G12-0AAT (1024 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU01GBBA1G12-0AUT (1024 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU01GBBA1G12-0SIT (1024 Mbit, 1.8V, x1 Boot, Embedded)
- MT35XU01GBBA2G12-0AAT (1024 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU01GBBA2G12-0AUT (1024 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU01GBBA2G12-0SIT (1024 Mbit, 1.8V, x8 Boot, Embedded)
- MT35XU02GCBA1G12-0AAT (2048 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU02GCBA1G12-0AUT (2048 Mbit, 1.8V, x1 Boot, Automotive)
- MT35XU02GCBA1G12-0SIT (2048 Mbit, 1.8V, x1 Boot, Embedded)
- MT35XU02GCBA2G12-0AAT (2048 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU02GCBA2G12-0AUT (2048 Mbit, 1.8V, x8 Boot, Automotive)
- MT35XU02GCBA2G12-0SIT (2048 Mbit, 1.8V, x8 Boot, Embedded)
- MT35XL
AP Memory IoT RAM (Xccela) Resources
- AP Memory
- Standards
- Micron Xccela Bus Standard for PSRAM
- Application notes and other guidance
- AP Memory, “OPI 24B/90B board design guide”, 5 March 2019.
- Request guidance by email
- AP Memory, “OPI 24B/90B board design guide”, 5 March 2019.
- Data sheets:
- APS -OB x8
- APS6408L‐OB (x8, 64 Mbit, 1.8V)
- APS6408L-OB (bare die)
- APS6408L-OBX (bare die)
- APS6408L-OB-BA (6mmx8mm 24BGA)
- APS6408L-OBX-BA (6mmx8mm 24BGA)
- APS6408L‐OBM (x8, 64 Mbit, 1.8V)
- APS6408L-OBM (bare die)
- APS6408L-OBMX (bare die)
- APS6408L-OBM-BA (6mmx8mm 24BGA)
- APS6408L-OBMX-BA (6mmx8mm 24BGA)
- APS12808L-OB (x8, 128 Mbit, 1.8V)
- APS12808L-OB-BA (6mmx8mm 24BGA)
- APS12808L-OBX-BA (6mmx8mm 24BGA)
- APS12808L‐OBR-WB (WLCSP)
- APS12808L‐OBRC (WLCSP)
- APS12808L‐OBXRC (WLCSP)
- APS12808L-OBM (x8, 128 Mbit, 1.8V)
- APS12808L-OBM-BA (6mmx8mm 24BGA)
- APS12808L-OBMX-BA (6mmx8mm 24BGA)
- APS25608N-OBRx (x8, 256 Mbit, 1.8V)
- APS25608N-OBR (bare die)
- APS25608N-OBRX (bare die)
- APS25608N-OBR-BD (6mmx8mm 24BGA)
- APS25608N-OBRX-BD (6mmx8mm 24BGA)
- APS51208N-OBRx (x8, 512 Mbit, 1.8V)
- APS51208N-OBR (bare die)
- APS51208N-OBRX (bare die)
- APS51208N-OBR-BD (6mmx8mm 24BGA)
- APS51208N-OBRX-BD (6mmx8mm 24BGA)
- APS6408L‐OB (x8, 64 Mbit, 1.8V)
- APS -OB x8, x16
- APS256XXN (x8, x16, 256 Mbit, 1.8V)
- APS256XXN-OBR (bare die)
- APS256XXN-OBRX (bare die)
- APS256XXN-OBR-BG (6mmx8mm 24BGA)
- APS256XXN-OBRX-BG (6mmx8mm 24BGA)
- APS256XXN-OBR-BE (4mmx4mm 49BGA)
- APS256XXN-OBRX-BE (4mmx4mm 49BGA)
- APS256XXN-OBR-WA (24 WLCSP)
- APS256XXN-OBRX-WA (24 WLCSP)
- APS512XXN-OBRx -BA (x8, x16, 512 Mbit, 1.8V)
- APS512XXN-OBR (bare die)
- APS512XXN-OBRX (bare die)
- APS512XXN-OBR-BG (6mmx8mm 24BGA)
- APS512XXN-OBRX-BG (6mmx8mm 24BGA)
- APS512XXN-OBR-BE (4mmx4mm 49BGA)
- APS512XXN-OBRX-BE (4mmx4mm 49BGA)
- APS256XXN (x8, x16, 256 Mbit, 1.8V)
- APS -3OB
- APS6408L-3OBx (x8, 64 Mbit, 3V)
- APS6408L-3OBM-BA (6mmx8mm 24BGA)
- APS6408L-3OBMX-BA (6mmx8mm 24BGA)
- APS12808L-3OB (x8, 128 Mbit, 3V)
- APS12808L-3OBM-BA (6mmx8mm 24BGA)
- APS12808L-3OBMX-BA (6mmx8mm 24BGA)
- APS6408L-3OBx (x8, 64 Mbit, 3V)
- APS -OB x8
GigaDevice NOR Flash (GD25X, GD25LX) Resources
- GigaDevice NOR Flash is compatible with JEDEC xSPI Profile 1.0:
- GigaDevice®
- GigaDevice GD25X, GD25LX NOR Flash product pages
- Standards
- JEDEC JESD251 – EXpanded Serial Peripheral Interface (xSPI) for Non Volatile Memory Devices, Version 1.0
- JEDEC JESD216D – Serial Flash Discoverable Parameters (SFDP)
- JEDEC JESD252 – Serial Flash Reset Signaling Protocol
- Application notes and other guidance
- Check with company for PCB board guidance
- Data sheets:
- GD25X FAMILY
- GD25X
- GD25X512ME ( 512 Mbit, 3.0V)
- GD55X
- GD25X
- GD25LX FAMILY
- GD25LX
- GD25LX256E ( 256 Mbit, 1.8V)
- GD25LX512ME ( 512 Mbit, 1.8V)
- GD55LX
- GD55LX512WE ( 512 Mbit, 1.8V)
- GD55LX01GE ( 1024 Mbit, 1.8V)
- GD55LX02GE (2048 Mbit, 1.8V)
- GD25LX
- GD25X FAMILY
- GigaDevice®
ISSI Octal Flash Resources
- Integrated Silicon Solution Inc. (ISSI)
- Standards
- Macronix OctaBus
- JEDEC JESD251 – EXpanded Serial Peripheral Interface (xSPI) for Non Volatile Memory Devices, Version 1.0
- JEDEC JESD216D – Serial Flash Discoverable Parameters (SFDP)
- JEDEC JESD252 – Serial Flash Reset Signaling Protocol
- Application notes and other guidance:
- Data sheets:
- IS25LX
- IS25LX064 ( 64 Mbit, 3V)
- IS25LX128 ( 128 Mbit, 3V)
- IS25LX256 ( 256 Mbit, 3V)
- IS25LX512M ( 512 Mbit, 3V)
- IS25WX
- IS25WX064 ( 64 Mbit, 1.8V)
- IS25WX128 ( 128 Mbit, 1.8V)
- IS25WX256 ( 256 Mbit, 1.8V)
- IS25WX512M ( 512 Mbit, 1.8V)
- IS25LX
ISSI Octal MCP Resources
- Integrated Silicon Solution Inc. (ISSI)
- Standards
- Macronix OctaBus for PSRAM
- Micron Xccela Bus for NOR Flash (JEDEC xSPI Profile 1.0)
- JEDEC JESD251 – EXpanded Serial Peripheral Interface (xSPI) for Non Volatile Memory Devices, Version 1.0
- JEDEC JESD216D – Serial Flash Discoverable Parameters (SFDP)
- JEDEC JESD252 – Serial Flash Reset Signaling Protocol
- Application notes and other guidance:
- Data sheet
- Contact ISSI for datasheets:
- IS72WVO
- IS72WVO16M8AWO256 (128 Mbit Octal Flash, 256 Mbit Octal RAM, 1.8V)
- IS72WVO16M8BLO256 (128 Mbit Octal Flash, 256 Mbit Octal RAM, 3V)
- IS72WVO16M8AWO512 (128 Mbit Octal Flash, 512 Mbit Octal RAM, 1.8V)
- IS72WVO16M8BLO512 (128 Mbit Octal Flash, 512 Mbit Octal RAM, 3V)
- IS72WVO32M8AWO256 (256 Mbit Octal Flash, 256 Mbit Octal RAM, 1.8V)
- IS72WVO32M8BLO256 (256 Mbit Octal Flash, 256 Mbit Octal RAM, 3V)
- IS72WVO32M8AWO512 (256 Mbit Octal Flash, 512 Mbit Octal RAM, 1.8V)
- IS72WVO32M8BLO512 (256 Mbit Octal Flash, 512 Mbit Octal RAM, 3V)
- IS72WVO
- Contact ISSI for datasheets:
Contact SLL for information on many development board options for all these memory vendors xSPI memory devices: info@synaptic-labs.com